

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/420,086	10/18/1999	WARREN M. FARNWORTH	98-0105.01	2322
. 75	90 12/19/2002			
STEPHEN A GRATTON		EXAMINER		
2764 SOUTH BRAUN WAY LAKEWOOD, CO 80228			PAREKH, NITIN	
			ART UNIT	PAPER NUMBER
			2011	

DATE MAILED: 12/19/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. 09/420,086

Applicant(s)

Farnworth et al

Examiner

Nitin Parekh

Art Unit 2811



	The MAILING DATE of this communication appears	on the cover she	eet with	the correspondence address				
Period 1	for Reply							
	ORTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION.	TO EXPIRE	3	_ MONTH(S) FROM				
- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the								
) date of this communication. period for reply specified above is less than thirty (30) days, a reply within th	ne statutory minimum	of thirty (3	0) days will be considered timely.				
	If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).							
· Any re	ply received by the Office later than three months after the mailing date of t patent term adjustment. See 37 CFR 1.704(b).							
Status	patent dim adjustment. 300 37 Cm 1.704(a).							
1) 💢	Responsive to communication(s) filed on Oct 11, 2			· · · · · · · · · · · · · · · · · · ·				
2a) ∐	This action is FINAL . 2b) 🗓 This act	tion is non-final.						
3) 🗆	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11; 453 O.G. 213.							
Disposi	tion of Claims							
4) 💢	Claim(s) <u>25-39 and 47-53</u>			is/are pending in the application.				
4	la) Of the above, claim(s)			is/are withdrawn from consideration.				
5) 🗆	Claim(s)			is/are allowed.				
6) 💢	Claim(s) <u>25-39 and 47-53</u>			is/are rejected.				
7) 🗆	Claim(s)			is/are objected to.				
8) 🗌	Claims	are	subjec	t to restriction and/or election requirement.				
Applica	ition Papers							
9) 🗆	The specification is objected to by the Examiner.							
10)	The drawing(s) filed on is/are	a) 🗆 accepte	d or b)	\square objected to by the Examiner.				
	Applicant may not request that any objection to the d	drawing(s) be he	ld in abe	eyance. See 37 CFR 1.85(a).				
11)	The proposed drawing correction filed on	is:	a) □ `	approved b) \square disapproved by the Examiner.				
	If approved, corrected drawings are required in reply							
12) The oath or declaration is objected to by the Examiner.								
Priority under 35 U.S.C. §§ 119 and 120								
13) ☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).								
a) 🗆	a) All b) Some* c) None of:							
	1. Certified copies of the priority documents have been received.							
	2. \square Certified copies of the priority documents hav	re been receive	d in Ap	plication No				
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).								
*S	ee the attached detailed Office action for a list of th							
14)	Acknowledgement is made of a claim for domestic	priority under	35 U.S.	.C. § 119(e).				
a) The translation of the foreign language provisional application has been received.								
15) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.								
Attachm	• • • •							
1) X Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Paper No(s).								
	2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) Notice of Informal Patent Application (PTO-152) 3) Notice of Informal Patent Application (PTO-152) 6) Other:							
3) X) Information Disclosure Statement(s) (PTO-1449) Paper No(s). 5 and 6 Other:								

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 25-39 and 47-53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hembree (prior art-IDS, US Pat. 5783461) in view of Frankeny et al (US Pat. 5065227), Pedder (US Pat. 5717245) and Gilmour et al (US Pat. 5391917).
- A. Applicant's independent claims 25, 30, 35, 47, 52 and dependent claims 26-29, 31-34, 48-51 and 53 do not distinguish over Hembree in view of Frankeny et al and Pedder regardless of the process for depositing a conductive layer and machining/etching grooves, because only the final product is relevant, not the process of making such as "blanket depositing, laser machining or drilling". Note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and In re

Application/Control Number: 09420086 Page 3

Art Unit: 2811

Marrosi et al., 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that applicant has the burden of proof in such cases, as the above case law makes clear. See also MPEP 706.03(e).

- B. Regarding claim 25, Hembree discloses a semiconductor component/package comprising:
- a composite substrate/interconnect (14/16 in Fig. 2) comprising a first surface with a conductive layer/trace (58, 60, etc. in Fig. 2 and 4) and an opposing/second surface (31 in Fig. 2)
- a plurality of conductors/traces (58 in Fig. 4) and contact members/conductors/pads (60 in Fig. 4) on the first surface (Fig. 4 and 5; Col. 6, line 21), each conductor comprising a plurality of conductor traces/pads defined by conventional metallization/etching method (Col. 6, line 35) through a conductive layer having a thickness and configured for electrical connection with the semiconductor die, the conductors having a predetermined width/spacing (58/60- not numerically referenced in the plan view of Fig. 4) and being electrically isolated from one another by the spacing between the traces/pads and separated by remaining portions of the conductive layer.

Application/Control Number: 09420086 Page 4

Art Unit: 2811

- a semiconductor die on the first surface in electrical communication with the conductors (die 12 in Fig. 2)

- a plurality of conductive lines/vias/second grooves through the substrate/interconnect (49 in Fig. 3A) from the first surface to the second surface and in electrical communication with the conductors (40 in Fig. 2), and
- a plurality of external contacts/balls on the second surface in electrical communication with the conductive vias (38 in Fig. 2; Col. 4, line 53) (Fig. 2-5A; Col. 3, line 45- Col. 6, line 65).

Hembree shows the plan view (Fig. 4) of the conductors having a predetermined width/spacing but fails to specify:

- showing a cross-section of the traces/pads/conductors being defined using a blanket deposited conductive layer on the first surface of substrate and respective grooves formed through the blanket deposited conductive layer on the first surface of substrate, and
- the conductors being defined by a plurality of laser machined grooves or vias having a width as small as 5 microns.

It is conventional to form a metallization having traces/conductors, pads, wiring, etc. on a substrate using a method of depositing a blanket metallization layer on the substrate followed by an etching to define the desired width/spacing between the traces and wiring. It would have been obvious to one of ordinary skill in the art to recognize that such pattern would from groove/step profile defining the spacing between the adjacent traces/conductor wiring.

Pedder teaches using a blanket deposited conductive layer (30 in Fig. 3, 80 in Fig. 9, etc.) on the first surface of substrate (12 in Fig. 3/9) and having conductive stubs/grooves/vias formed/trimmed by conventional laser trimming through the conductive layer to the substrate (Col. 2, line 25, Col. 8, line 38; Fig.2, 3 and 9) in a multichip module/ball grid package. Pedder further teaches forming conductive pattern comprising stubs/grooves (94, 95, etc. in Fig. 9) using laser trimming/machining (Col. 8, line 45-54) which include conventional metallization/trace in first/X and second/Y directions. Pedder teaches using conductor/trace wiring design where the conventional wiring-layout-parameters such as spacing, pitch, number of conductors, vias, etc. are selected to achieve the desired electrical performance related to electrical signal, power/ground, impedance and frequency requirements (Col. 5, line 11-Col. 6, line 50) for the multichip module/package. Pedder teaches having the metallization/conductor pads on the upper metallization layer having a pitch/spacing of 400 microns (Col. 5, line 15).

Gilmour et al teach using a blanket deposited conductive layer (5 in Fig. 3-6; Col. 4, line 25-30; Col. 4 and 5) and forming a plurality of conductors/pads, lines having spacings/grooves using conventional photo/etch processing and laser machined vias having a spacing of 40 microns (3/5 in Fig. 3; Col. 4, line 20-60) on a first surface of a substrate.

Frankeny et al teach using conventional laser drilling/etching or punching of metal (Fig. 5; Col. 5, line 63- Col. 5, line 9) to expose the metal to define a plurality of vias (98 in Fig. 5) through the conductive layer (copper layer in Fig. 5). Frankeny et al further teach forming the conductors comprising portions of the conductive layer electrically isolated from one another by the grooves and separated by remaining portions of the conductive layer where the conducting layer is patterned using conventional plating and etching methods.

Furthermore, the determination of parameters such as thickness, width/spacing of the conductor/wiring, pad dimensions, shape/profile, etc. in chip packaging and interconnection technology art is a subject of routine experimentation and optimization to achieve the desired electrical performance and I/O density.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a plurality of conductors defined by a plurality of laser machined first or second grooves through a blanket deposited

conductive layer to the substrate, the conductors comprising portions of the conductive layer electrically isolated from one another by the grooves and separated by remaining portions of the conductive layer and the grooves having a width as small as 5 microns so that the resonance characteristics, electrical performance and reliability of the contacts/device can be improved using Pedder, Gilmour et al and Frankeny et al's conductor structure in Hembree's component.

Regarding claim 26, Hembree discloses a semiconductor die flip chip bonded/mounted or wire bonded to the a plurality of bond pads on the conductors/substrate (56/60 in Fig. 4; Col. 6, line 21).

Furthermore, Pedder teaches using a multichip module/ball grid package where the a semiconductor chip or multichip can be mounted on the conductors using conventional wire bond or flip chip connections (Fig. 2; Col. 2, line 36; Col. 4, line 28; Col. 4, line 50).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a plurality of dice flip chip mounted or wire bonded to the conductors so that the chip density and multichip connection capability can be improved using Pedder, Gilmour et al and Frankeny et al's module design in Hembree's component.

Regarding claim 27, the claim elements have been addressed in the rejections as explained above for claims 25 and 26.

Regarding claim 28, Hembree discloses the substrate comprising a material selected from the group consisting of plastic, glass filled resin, silicon and ceramic and an insulating layer on the surface (Col. 2, line 17-33; Col. 6, line 35) but fails to specify using metal, germanium or gallium arsenide.

It is conventional in the chip packaging art to use semiconductor, insulative and metal substrates including silicon, ceramic, germanium or gallium arsenide, etc.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the substrate comprising a material selected from the group consisting of plastic, glass filled resin, silicon, ceramic, metal, germanium and gallium arsenide so that the desired electrical and thermal performance can be achieved using Pedder, Gilmour et al and Frankeny et al's module design in Hembree's component.

Regarding claim 29, Hembree discloses the conductors comprising a plurality of contacts adapted for an external electrical connection to outside circuitry in a form of a ball/grid array (Fig. 2-3A; Col. 4, line 48).

Regarding claims 30-33, the claim elements have been addressed in the rejections as explained above for claims 25-29.

Regarding claim 34, Hembree fails to specify using an encapsulant at least partially covering the die and a portion of the surface.

Peddler teaches using the conventional sealant/encapsulant to encapsulate the BGA package/module in the chip packaging art (Col. 1, line 55).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to use an encapsulant covering the die and a portion of the surface so that added protection can be provided using Pedder, Gilmour et al and Frankeny et al's design in Hembree's semiconductor component.

Regarding claims 35-39 and 47-53, the claim elements have been addressed in the rejections as explained above for claims 25-29.

Response to Arguments

3. Applicant's arguments filed on 10-11-02 have been fully considered but they are not persuasive.

Applicant's arguments have been addressed in the rejections as explained above in A and B.

Papers related to this application may be submitted directly to Art Unit 2811 by facsimile transmission. Papers should be faxed to Art Unit via Technology Center 2800 fax center located in Crystal Plaza 4, room 4C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (15 November 1989).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number in (703) 305-3410. The examiner can be normally reached on Monday-Friday from 08:30 am-5:00

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas, can be reached on (703) 308-2772. The fax number for the organization where this application or proceeding is assigned is (703) 308-7722 or 7724.

TOM THOMAS

Nitin Parekh

SUPERMISORY PATEMET EXAMINER
TESHNOLOGY CENTER 2800

12-16-02